Skip to main content
 
HOME FOR INVENTORS FOR INDUSTRY FOR ENTREPRENEURS
 

Details

Project TitleLow-Power Double-Precision Floating-Point Adder and Multiplier
Track Code5108
Short Description

The first detailed design and implementation of an asynchronous, low-power, double-precision floating-point adder (FPA) and floating point multiplier (FPM) compliant with current standards are presented for vastly improved computing efficiency.

 

Abstract

Based on the energy consumption analysis of functional building blocks of a baseline FPA, the energy-efficiency was improved by exploiting data-dependent optimization techniques for each functional block. Circuit simulation of the baseline asynchronous FPA shows a throughput of 2.15 GHz while consuming 69.3 pJ per operation in a 65nm bulk process.

 

A number of micro-architectural and circuit level optimizations are introduced to reduce power consumption in the FPM datapath. The FPM includes a higher radix array multiplier design with operand-dependent carry propagation adder and low handshake overhead pipeline design. It also includes a hardware implementation of denormal and underflow cases. When compared to a custom synchronous FPM design, this asynchronous FPM consumes 3X less energy per operation while operating at 2.3X higher throughput.

 

Potential Applications:

  • Floating-point arithmetic units for virtually any computer architecture
    • e.g. high performance processors, graphics processing units, etc.

 

Advantages:

  • Fully compliant with IEEE standards
  • Efficiency gains enable improved performance:
    • FPA reduced energy use to less than 50% while retaining throughput with no loss
    • FPM reduced energy use by 33% while increasing throughput over 2X
 
TagsChip Engineering (see also Semiconductor), physical science, Semiconductors & Integrated Circuits, signal processing, asynchronous, energy saving
 
Posted DateMay 25, 2012 3:17 PM

Researcher

Name
Rajit Manohar
Basit Sheikh

Additional Information

Licensing Contact

Martin Teschl

mt439@cornell.edu

(607) 254-4454

Files

File Name Description
Asynchronous Portfolio Manohar.pdf Combined Technology Brief Download
5108 Tech Brief - updated.pdf 5108 Tech Brief Download